Login / Signup

Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation.

Chandramouli VisweswariahAndrew R. Conn
Published in: ICCAD (1999)
Keyphrases