Login / Signup
Efficiently tolerating timing violations in pipelined microprocessors.
Koushik Chakraborty
Brennan Cozzens
Sanghamitra Roy
Dean Michael Ancajas
Published in:
DAC (2013)
Keyphrases
</>
data flow
information systems
multiscale
computer architecture
database
artificial intelligence
computer vision
case study
high level
data sets
search engine
clustering algorithm
low cost
single chip