Sign in
Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors.
Lei Jiang
Bo Zhao
Youtao Zhang
Jun Yang
Published in:
DAC (2012)
Keyphrases
</>
embedded processors
single chip
parallel implementation
design considerations
hardware and software
low cost
machine vision
optical flow
low power