An area-efficient shuffling scheme for AES implementation on FPGA.

Yi Wang Yajun Ha

Published in: ISCAS (2013)

Keyphrases

efficient implementation
hardware implementation
parallel architecture
real time
real time image processing
highly optimized
neural network
software implementation
reconfigurable hardware
fpga device