Login / Signup
Minimizing wire delays by net-topology aware binding during floorplan- driven high level synthesis.
Vyas Krishnan
Srinivas Katkoori
Published in:
VLSI-SoC (2007)
Keyphrases
</>
high level synthesis
data driven
parallel architecture
design space exploration
real world
dynamic environments
fine grained