A 1 Gbit synchronous dynamic random access memory with an independent subarray-controlled scheme and a hierarchical decoding scheme.

Published in: IEEE J. Solid State Circuits (1998)

Keyphrases