Redundancy and Test-Pattern Generation for Asynchronous Quasi-Delay-Insensitive Combinational Circuits.

Aristides Efthymiou

Published in: DDECS (2007)

Keyphrases

delay insensitive
asynchronous circuits
model checking
case study
low power
redundancy reduction
data sets
feature selection
high speed
high frequency
information content
multiple description coding