Login / Signup

Modeling location based wafer die yield variation in estimating 3D stacked IC yield from wafer to wafer stacking.

Eshan Singh
Published in: VTS (2014)
Keyphrases
  • integrated circuit
  • semiconductor manufacturing
  • massively parallel
  • data sets
  • artificial intelligence
  • digital libraries
  • modeling method