Login / Signup

A Discrete-Time Model for the Design of Type-II PLLs With Passive Sampled Loop Filters.

Kevin J. WangIan Galton
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2011)
Keyphrases