Pre-route Interconnect Capacitance and Power Estimation in FPGAs.

Shilpa Bhoj Dinesh Bhatia

Published in: FPL (2007)

Keyphrases

high speed
power dissipation
power consumption
low power
image processing
shortest path
estimation algorithm
robust estimation
accurate estimation
route planning
digital signal processing
unit length
genetic algorithm
learning algorithm