Sign in

A sample-and-hold circuit for 10-bit 100MS/s pipelined ADC.

Haitao WangHui HongLingling SunZhiping Yu
Published in: ASICON (2011)
Keyphrases