Login / Signup
Random pattern testability of memory address logic.
Jacob Savir
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1998)
Keyphrases
</>
pattern matching
associative memory
memory usage
modal logic
limited memory
database
genetic algorithm
computational complexity
memory requirements
computing power
multi valued
computational properties
random access memory