Login / Signup

Random pattern testability of memory address logic.

Jacob Savir
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1998)
Keyphrases