Login / Signup
Modified flip-flop architecture to reduce hold buffers and peak power during scan shift operation.
Prakash Narayanan
Rajesh Mittal
Sumanth Poddutur
Vivek Singhal
Puneet Sabbarwal
Published in:
VTS (2011)
Keyphrases
</>
flip flops
power dissipation
management system
power consumption
real time
power reduction
multithreading
case study
software architecture
image analysis
high resolution
object oriented
production system
machine vision
multiple input