Login / Signup
Transistor level micro-placement and routing for two-dimensional digital VLSI cell synthesis.
Michael A. Riepe
Karem A. Sakallah
Published in:
ISPD (1999)
Keyphrases
</>
high speed
three dimensional
signal processing
routing problem
higher level
levels of abstraction
data sets
neural network
image analysis
steady state
ad hoc networks
circuit design
vlsi design
inter domain