Login / Signup
A Robust Top-Down Dynamic Power Estimation Methodology for Delay Constrained Register Transfer Level Sequential Circuits.
Sriram Sambamurthy
Jacob A. Abraham
Raghuram S. Tupuri
Published in:
VLSI Design (2008)
Keyphrases
</>
delay constrained
multicast routing
high speed
real time
power consumption