Login / Signup
A run-length based connected component algorithm for FPGA implementation.
Kofi Appiah
Andrew Hunter
Patrick Dickinson
Jonathan Owens
Published in:
FPT (2008)
Keyphrases
</>
fpga implementation
run length
connected components
hardware implementation
computational complexity
multiscale
np hard
worst case
binary images
image segmentation
multiresolution
image processing algorithms
connected component analysis