Rectification of Multiple Logic Design Errors in Multiple Output Circuits.

Masahiro Tomita Tamotsu Yamamoto Fuminori Sumikawa Kotaro Hirano

Published in: DAC (1994)

Keyphrases

multiple output
digital circuits
multiple input
chip design
logic circuits
logic synthesis
circuit design
delay insensitive