A SHA-256 Hybrid-Redundancy Hardware Architecture for Detecting and Correcting Errors.
Ignacio Algredo-BadilloMiguel Morales-SandovalAlejandro Medina-SantiagoCarlos Arturo Hernández-GracidasMariana Lobato BáezLuis Alberto Morales-RosalesPublished in: Sensors (2022)