Interconnect testing in cluster-based FPGA architectures.

Ian G. Harris Russell Tessier

Published in: DAC (2000)

Keyphrases

high speed
hardware implementation
interconnection networks
artificial intelligence
field programmable gate array
real time image processing
low cost
real time
image processing
fault tolerant
hardware design
test cases
hardware architecture
software testing
signal processing
information retrieval
neural network