Login / Signup

A Shared Memory Parallel Algorithm for Logic Synthesis.

Chieng-Fai LimPrithviraj BanerjeeKaushik DeSaburo Muroga
Published in: VLSI Design (1993)
Keyphrases