Sign in
19.8 A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS.
Junheng Zhu
Romesh Kumar Nandwana
Guanghua Shu
Ahmed Elkholy
Seong Joong Kim
Pavan Kumar Hanumolu
Published in:
ISSCC (2016)
Keyphrases
</>
power consumption
power supply
high speed
hd video
nm technology
control system
low power
clock frequency
image registration
frequency band
intelligent control
single chip
cmos technology
delay insensitive