Login / Signup
Medusa: A Scalable Interconnect for Many-Port DNN Accelerators and Wide DRAM Controller Interfaces.
Yongming Shen
Tianchu Ji
Michael Ferdman
Peter A. Milder
Published in:
FPL (2018)
Keyphrases
</>
high speed
closed loop
control system
high density
main memory
controller design
user interface
input output
control scheme
training process
dynamic programming
control algorithm
control architecture
single chip
container terminal
low voltage