Formal Verification of Bypassed Processor Pipelines.

Yanyan Gao Xi Li

Published in: ICYCS (2008)

Keyphrases

formal verification
functional verification
model checking
model checker
automated verification
symbolic model checking
bounded model checking
program slicing
high speed
single chip
parallel processing
big data
rough sets
parallel architecture
multi core processors