Login / Signup

Energy-Efficient Design for Highly Associative Instruction Caches in Next-Generation Embedded Processors.

Juan L. AragónDan NicolaescuAlexander V. VeidenbaumAna-Maria Badulescu
Published in: DATE (2004)
Keyphrases
  • energy efficient
  • wireless sensor networks
  • single chip
  • sensor networks
  • embedded processors
  • routing protocol
  • energy efficiency
  • cost effective
  • signal to noise ratio