Low-latency Hardware Architecture for VDF Evaluation in Class Groups.

Danyang Zhu Jing Tian Minghao Li Zhongfeng Wang

Published in: IACR Cryptol. ePrint Arch. (2022)

Keyphrases

low latency
hardware architecture
real time
high speed
highly efficient
information systems
hardware implementation
high throughput
stream processing