Login / Signup
Incorporating interconnect, register, and clock distribution delays into the retiming process.
Tolga Soyata
Eby G. Friedman
James H. Mulligan Jr.
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1997)
Keyphrases
</>
neural network
high speed
data sets
computer vision
knowledge base
database systems
evolutionary algorithm
software engineering
power consumption
fault tolerant
uniformly distributed