Login / Signup

Design and Implementation of Novel FIR Filter Architecture for Efficient Signal Boundary Handling on Xilinx VIRTEX FPGAs.

Abdsamad BenkridKhaled BenkridDanny Crookes
Published in: ISVLSI (2004)
Keyphrases