Sign in

A reconfigurable distributed all-digital clock generator core with SSC and skew correction in 22nm high-k tri-gate LP CMOS.

Y. William LiCarlos OrnelasHyung Seok KimHasnain LakdawalaAshoke RaviKrishnamurthy Soumyanath
Published in: ISSCC (2012)
Keyphrases