• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.

Himanshu JainDaniel KroeningNatasha SharyginaEdmund M. Clarke
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2008)
Keyphrases