VHDL Description and Formal Verification of Systolic Multipliers.

Laurence Pierre

Published in: CHDL (1993)

Keyphrases

formal verification
model checking
bounded model checking
automated verification
model checker
symbolic model checking
program slicing
high level
hardware implementation
temporal logic
model based diagnosis
functional verification