Login / Signup

Logic design techniques for 65 to 45nm and below for reducing total energy and solving technology variations problems.

Domenik HelmsWolfgang Nebel
Published in: ICECS (2007)
Keyphrases
  • cost effective
  • data sets
  • data processing
  • activity recognition
  • network architecture
  • cmos technology
  • total energy