Login / Signup
Delay-Locked Loop Based Multiphase Clock Generator for Time-Interleaved ADCs.
Ibrahim Alhousseiny
Mohamed Ali
Naim Ben-Hamida
Mohammad Honarparvar
Mohamad Sawan
Yvon Savaria
Published in:
ICECS (2021)
Keyphrases
</>
high speed
framework for image segmentation
power consumption
piecewise constant
level set
neural network
processor sharing
feedback loop
multiscale
website
level set method
knowledge base
pseudorandom
power dissipation
computer vision
data sets
duty cycle