Login / Signup
A Two Stage Structure for High Order Multi-Bit Sigma-Delta ADC with Multiplier-less Digital Correction Logic.
Baher Haroun
Chao Hua Wu
Published in:
ISCAS (1994)
Keyphrases
</>
sigma delta
high order
higher order
low order
pairwise
lower order
markov random field
image sensor
computer vision
multiscale
multi valued