Login / Signup

A 3.3-GHz 101fsrms-Jitter, -250.3dB FOM Fractional-N DPLL with Phase Error Detection Accomplished in Fully Differential Voltage Domain.

Lianbo WuThomas BurgerPhilipp SchönleQiuting Huang
Published in: VLSI Circuits (2020)
Keyphrases