Login / Signup

A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolator.

Rainer KreienkampUlrich LangmannChristoph ZimmermannTakuma AoyamaHubert Siedhoff
Published in: IEEE J. Solid State Circuits (2005)
Keyphrases