Reducing Branch Delay to Zero in Pipelined Processors.

Antonio González José M. Llabería

Published in: IEEE Trans. Computers (1993)

Keyphrases

parallel architecture
communication delays
parallel algorithm
parallel processing
data sets
high end
significantly reduced
multiprocessor systems
information systems
response time
end to end
data flow
distributed memory
single processor