Login / Signup
(7440, 6696) NB-LDPC Decoder over GF(32) using Memory-Reduced Column-Wise Trellis Min-Max Algorithm in 28nm CMOS Technology.
Jeongwon Choe
Youngjoo Lee
Published in:
VLSI Technology and Circuits (2023)
Keyphrases
</>
min max
computational complexity
low complexity
cmos technology