Square-loop magnetic logic circuits.

Edward P. Stabler

Published in: IRE-AIEE-ACM Computer Conference (Western) (1959)

Keyphrases

logic circuits
low power
magnetic field
functional decomposition
tunnel diode
gate array
low cost
logic synthesis
high speed
power consumption
real time
neural network
read write
pattern recognition