Login / Signup
Boosting Memory Performance of Many-Core FPGA Device through Dynamic Precedence Graph.
Yu Bai
Abigail Fuentes-Rivera
Michael Riera
Mohammed Alawad
Mingjie Lin
Published in:
FCCM (2013)
Keyphrases
</>
hardware implementation
fpga device
artificial intelligence
dynamic environments
real time
machine learning
feature selection
image processing
data analysis
random walk
directed graph
partial order
ensemble methods
graph structure
resource constraints