A 0.79 pJ/K-Gate, 83% Efficient Unified Core and Voltage Regulator Architecture for Sub/Near-Threshold Operation in 130 nm CMOS.

Published in: IEEE J. Solid State Circuits (2014)

Keyphrases