Login / Signup
Design and FPGA implementation of an MPEG based video scalar with reduced on-chip memory utilization.
Seetharaman Ramachandran
S. Srinivasan
Published in:
J. Syst. Archit. (2005)
Keyphrases
</>
fpga implementation
multimedia
video sequences
hardware implementation
digital video
real time
circuit design
compressed video
chip design
case study
memory management
low cost
video data
single chip
video streams
open source
general purpose
scheduling problem
computer vision