Login / Signup
Self-Timed Techniques for Low-Power Digital Arithmetic in GaAs VLSI.
Stefan Lachowicz
Kamran Eshraghian
Hans-Jörg Pfleiderer
Published in:
VLSI (1999)
Keyphrases
</>
low power
mixed signal
vlsi circuits
high speed
single chip
power consumption
low cost
gate array
vlsi architecture
cmos image sensor
power dissipation
cmos technology
high power
wireless transmission
logic circuits
digital signal processing
low power consumption
signal processing
energy dissipation
signal processor