A novel test time reduction algorithm for test architecture design for core-based system chips.

Sandeep Kumar Goel Erik Jan Marinissen

Published in: ETW (2002)

Keyphrases

high speed
experimental design
structural equation modeling
information retrieval
computer vision
support vector
control system