Login / Signup
A static and dynamic energy reduction technique for I-cache and BTB in embedded processors.
Hidenori Sato
Toshinori Sato
Published in:
ASP-DAC (2004)
Keyphrases
</>
embedded processors
single chip
parallel implementation
hardware and software
energy consumption
low cost
computer vision
image processing
signal processing
mathematical morphology
low power