Design of a versatile and cost-effective hybrid floating-point/LNS arithmetic processor.

Chichyang Chen Paul Chow

Published in: ACM Great Lakes Symposium on VLSI (2007)

Keyphrases

cost effective
floating point
cost effectiveness
instruction set
low cost
floating point arithmetic
single chip
computer architecture
square root
fixed point
sparse matrices
real time