Login / Signup

Resource-efficient FPGA architecture of Canny edge detector.

Yunseok JangJunwon MunJaeseok Kim
Published in: ISOCC (2016)
Keyphrases
  • hardware architecture
  • hardware implementation
  • canny edge detector