Sign in
A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs.
Bei Zhang
Vishwani D. Agrawal
Published in:
J. Electron. Test. (2014)
Keyphrases
</>
cost reduction
significant improvement
integrated circuit
semiconductor manufacturing