Login / Signup
Bit-Level Optimization of Adder-Trees for Multiple Constant Multiplications for Efficient FIR Filter Implementation.
Yu Pan
Pramod Kumar Meher
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2014)
Keyphrases
</>
fir filters
bit parallel
vlsi implementation
similarity measure