Sign in

Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow.

Jin Hee KimJason Helge Anderson
Published in: FPL (2015)
Keyphrases