Login / Signup

A 10b 250MS/s SAR ADC with Speed-Enhanced SAR Logic and Free Time More Than a Half of Sampling Period.

Shumin ZhangYuefeng CaoFan YeJunyan Ren
Published in: ASICON (2019)
Keyphrases